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Abstract. One of (he key issues [hat must be fulfilled to realize BISD~. is to de Y elop high 
speed and high capacity ATM packet switches. For thIs. many techni<..'aJ problems must be 
investigated, such as design of switch architecture. de\'e!opment of switch protocols. and 
evaluation of the switch performance, 
In this paper we will propose an ATM SWHch with 3. shared medium architecture. The 
medium is a high speed fiber optic network with reservation based a~'cess protocnl. The 
switch uses a novel interconnection topology between the s\ ... ·itch units to reduce the fiber 
optics network aggregate data rate for a high dimensionality switch. The resultant switch 
dimensionality estimate shows that with a swltch unit network bus rate of 4 Gb/s . a fully 
connected broadband switch with 16384 va STS-3C lines (] 55.52 Ivlb/s pon bandwidth) can 
be realized. Moreover, the architecture of the switch allows a modular growth. meets the 
need for heterogeneous and dynamically changing mix of traffic. and provides multi-point 
connection capabi lity. 
Key words: ATM switches; Fast packet sv,'itching: Shared medium swirches. 
Introduction 
In recent years, there is a growing need for a wide variety of communication services. 
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Asynchronous Transfer Mode (A TM) is expected to be the ultimate lransport mechanism 
to support diverse applications ranging from low bit rate tenninals communication and 
audio to graphics and broadcasting of high resolution videos [I] . 
To match the transmission speed of the A TM network links; it is essential to 
develop fast packet switches suitable for providing A TM broadband communication 
services. Anther important requirement for ATM switching is the switch growability. 
The switch architecture should aHow the switch to be modular and to peJDlit the switch 
size growth without perfonnance degradation [2]. To meet these requirements, in 
contrast to traditional packet switching approach, ATM switches use hardware switching 
fabric instead of computer controlled communication processes, and implement 
switching protocol in hardware rather than software [3]. 
Various architectures for AlM switches have been proposed and analyzed in the 
recent years. A summary and comparison of growable ATM switching fabric 
architectures including Knockout. Batcher-Banyan, folded and two sided three stage 
fabrics. is presented in [2]. Reference [3] assesses architectural characteristics necessary 
for A TM switching and profiles several commercially available systems. Survey of the 
perfonnance of nonblocking switches with FIFO input buffers is presented in [4,5]. 
Reference [6] prescnlS an overview of ATM switching and identifies six classes of AN 
switching techniques in their survey based on the internal structure of the switching 
fabric. Reference [7J assesses A 1M switches architectural characteristics and identifies 
three categories of A TM switching internal structure. These categories are Shared~ 
memory, Shared-medium, and Spacc-division. 
In shared-medium type switches, a common high-speed medium (e.g a bus or a 
ring) is time-multiplexed among several input/output connections. The traditional 
implementation of the shared bus switch requires a bus bandwidth equal to N times the 
rate of a single input lines (N is number of bus line connections). This approach, 
however, has several shortcomi11gs. First, the switch size is directly proportional to the 
medium bandwidth , and therefore ,it may not fulfil the requirement of an A TM 
exchange with at least lOOO ports for subscriber lines or UlInk connections. Second. the 
switch bus capacity may fall short from several Giga bps throughput that future 
broadband communication services require. 
To increase the capacity of the shared-medium switch, a high speed network 
(HSN) with high throughput is used where the traditional physical layer (e.g. coaxial 
cables) is replaced with optical fiber. Examples for this type of switches are given in [8-
Ill. Nevertheless, a major problem associated with optical bus switches is lhat the 
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electronic of bus interface Circuitry must operate at the bus aggregate rale, mus limiting 
the overall switch capacity. 
In this paper we will propose a new architecture design of an A TM switch that 
implements a shared-medium. The medium is a high speed fiber optic network with a 
reservation access protocol (121. This network will act as a ha!>e of an A TM fast packet 
switch. The switch architecture has three main signilicam principles: a high speed 
reservation oriented switch protocol, a novel interconnection topology between 
multiple switch networks which allows implementation of a high dimensionality switch 
without magnifying the aggregate data rale required, and the flexibility and simplicity 
of the switch routing scheme. 
Switch Architecture 
Figure 1 shows the overall switch architecture block diagram. The switch system 
constitutes of basic switch units (BSU), master switch units (MSU) and a single super 
switch unit (SSlJ). The switch units are connected as a three-level structure. A single 
BStJ represents the first level and connects a number of switch input/output lines 
through the line interface modules (LIM). In the second level. several BSU's are 
connected to each other in a single MSU through basic interface modules (BIM). The 
switch MSU's are connected within a single SSU via the master interface modules 
(MIM) in the third level. For routing purpose. each LIM is labeled by a unique code 
consisLing of three fields that identifies its output line, BSU and MSU respectively. 
The BIM has a label of two fields identifying the destined BSU and MSU where the cells 
read by the module are to be delivered. Similarly, the MIM: label has a single field label 
that identifies the destined MSU. 
Figure 2 shows the BSU architecture. A single BSU is the minimum 
configuration of the switch. It can be operated as a stand alone switch or acts as a fltst 
stage of a large size A TM switch. 
Each BSU accommodates a fiber optics bus, a bus controller module (BCM). 
basic and master bus interface modules. and terminates the switch input/output 
transmission lines. The fiber optics network job is the A TM cells multiplexing and to 
provide the transfer media between switch input and output modules andlor units. The 
network consists of a single folded unidirectional broadcasting bus. Signals transmitted 
by me network modules (e.g LIM) use the inbound cbannel (first portion of the bus) to 
send cells to other modules on the outbound channel (second ponion of the bus). R, S 
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and T are modules lapS used to receive the A 1M cells, sense carrier and to transmit cells, 
respectively. 
The fiber optics network architecture and design are repeated at an levels of the 
switch hierarchy, and the same network MAC protocol is used in MSU and SSU of the 
switch. Details of the network architecture and protocol ace given in reference [J 2]. 
The BCM is the first upstream node module connected to the fiber optics bus 
(other nodes are the LIM's and the BIM's and MIM's switch modules). It controls the 
bus operation by periodically transmitting. at its T tap. the bus liming pulses and 
synchronization patterns that signify the start of a slotted frame and mark the beginning 
of each frame slot, respectively. Besides, the BCM detennines the number of slOls to be 
generated in the next frame according to MAC procedure to be described in the next 
section. Other tasks perfonned by the BCM are to bandle control and management cells 
transmitted over tbe BSU bus, and to perform maintenance jobs and fault recovery 
control. 
The BIM's and MIM's bus interface modules are connected to both sides of the 
network bus and allows cells transfer between BSUs and the MSU's respectively. The 
interconnections between the RIM's and MIM's in both of the MSU's and SSU levels 
are based on Celli Recommendation 1.432. 
The line termination of the BSU is done by line interface modules (LIM). These 
modules contain receive/send FIFO buffers, ATM cells header translation devices (HTD), 
fiber optics network bus interface (NSI) and carries out data link layer and physical layer 
control procedures. The HID fetches the received A TM cell header which indicates the 
virtual channel identifier (Vel) of the call cells, and delennines the outgoing route for 
the call cells. This is carried out by replacement of the original Vel by new Vel value 
and a routing header that is prebend to the cell and is used for internal switch routing 
only. The header specifies the cell output BSU and MSU and the output switch line 
where Ule cell is to be delivered. The NBI transfers the incoming and outgoing cells 
through the fiber optics bus and performs the fiber optics network medium access 
(MAC) protocol functions. 
The LIM tenninations of input and Output switch lines are based on CCITI 
Recommendations IAl3 and I.432 which adopt a cell-based and SlID (synchronous 
digital hierarchy) hased, pbysicallayer for transmission of ATM cells. However. the 
LIM may include a service interface adapter (SJA). This device is placed in front of each 
LIM to implements various services classes and protocols of ATM adaptation layer 
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(AAL). These classes are defined by cel11 Rec. 1.362 and 1.363. for support of 
information-transfer protocols not based on ArM: (e.g LAPD). Thus, the SIA device 
allows the switch input lines to interface LO existing broadband tenninals, LAN's and 
MAN's. etc, to pelfonn various protocols conversion and to support various new 
~rvices such as SMDS (switched multigegabit services). 
The switch MSU and SSU fonn the second and third levels of the switch 
hierarchy as shown in Fig. 1. Each of these units contains BSU's with fiber optics 
networks whose architecture is identical. The SSU implements a fully connected switch, 
and has three types of interface modules: the LIM which connects the lower level of the 
BSU's I/O lines, the BIM's and MIM which connect it to the second and third level of 
the SSU respectively. The MSU, however, only requires two types of interface modules 
namely the LIM's and DIM's to operate as a medium size switch. 
Accordingly, the switch architecture distributes various switch data transfer 
functions, signalling and control functions over the switch modules. Tahle 1 shows 
switch functions categorization and distribution among various switch components. 
Table 1. Distribution ofswitch functions 
Layer Function BSU LIM 81M MIM 
Physical If 0 Line interface 0 
Unta link Link control 0 0 
= Medium access 0 0 0 0 
ATM Cells mUltiplexing 0 
= Switching 0 0 0 
= Cells discarding 0 0 0 
= Congestion control 0 0 0 
AAL Protocols conversion 0 
Network Routing 0 0 0 
= Call control 0 
Higher Management, control QI 
layers fault recovery and 13CM 
maintenance 
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Switch Medium Access Protocol 
The fiber optics bus represents the core and the shared medium of the switch 
BSU unit. It uses a novel reservation-based access protocol. Due to the reservation 
approach, the pcrfonnance of the network bus in not limited by operating data rate. has 
a unity utilization and allows bounded network medium access delay which is highly 
desirable feature for real time applications such as voice communications. 
The network protocol imposes a slotted frame configuration. The sloned frame 
(generated by the BCM) is of variable size and the MAC protocol allows at the most 
two partial frames to exist simultaneously on the network bus. At normal load, the 
frame length will not exceed a given maximum length chosen such that it satisfies the 
maximum tolerable delay for real time or data communication through the switch. 
The first slot in the frame is used as a reservation siaL The other slots are 
considered communication slots. Each communication slot transfers a single A TM cell. 
Reservation protocol operates as follows [12]: 
When a cell arrives at an input line, or LO be routed between B SUs. the cell is 
stored in the corresponding module input buffer. The line interface module prepares a 
reservalion request to transmit, and waits uD(il it senses the start of the reservation slot. 
Then, it checks for a group of eight zero consecutive bits assigned to the module within 
the reservation slot. If detected. the station immediately transmits its reservation request 
by setting some or all of these bits according to the number of slots needed in the next 
frame. Each module may reserve a variable number X of slots in the next frame 
according to the number of cells accumulated in its input buffer. 
After successfully transmitting the reservation request byte, the input module, 
upon sensing the end of the reservation slot in a frame, waits for its previously reserved 
communication slot(s) in the frame. Upon arrival of the reserved communication s)ot(s), 
the module immediately transmits all ill\ buffered cell(s). The frame transmitted cells can 
then be read by all other modules. at the R taps. on the network: outbound channel. 
For each frame, the BCM detennines the next frrune length (in slots) by reading. 
through its R tap, tbe status of the reservation requests made by each module in the 
current frame. The BCM detennines the number of slots 1O he generated in the next 
fnune according to the sum of reservations made by all active modules. Therefore, the 
frame length will vary from one frame to anorner depending on the reservation activity 
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of modules connected to the bus. More details on the network reservation protocol and 
architecture is presented in [12]. 
Switch Partitioning, and Bus Rate Estimation 
The switch I/O N ports are partitioned in the first switch level into a number of 
BSU units, each having nxn input/output ports as shown in Fig. 3. Groups of BSU's 
constitute the MSU with nkxnk I/O ports at the second level. With nxn input/output 
BSU lines. k BSU's per MSU and m MSU's, the full switch size is N;n.k.m. Within 
a single MSU each BSU is connected to every other BSU fabricated on tbe same MSU 
unit. Thus, each BSU needs (k-l) 81M's as shown in Fig. 2. To connect several MSU's 
together, BSU(i ) of MSU (j) is connected to the corresponding BSU(i ) of MSU(l ) 
where 1<=i <=1<. , and 1<= j ,I <= m. Therefore, for SSU connection, each BSU needs 
(m -1 ) MIM interface modules. 
Based on this proposed topology, it is clear that the switch haS a regular and 
unifonn structure. Thus, it is possible to have high integration density for VLSI 
implementation, and relaxed synchronization for clock and information signal. Besides. 
the number of BSU's and MSU's scales linearly with the number of switch I/O lines. 
The aggregate rate of the BSU bus is. however, almost constant for a large switch. This 
can be shown as follow : 
let a be the input line access rate. For nxn input/output BSU lines. k BSU's per MSU 
and m MSU's per SSlT. and under unifonn traffic, the aggregate traffic on BSU bus R 
is the sum of BSU input lines traffic, transit traffic from other MSU's and external 
traffic destined on the BSU. The destined traffic constitutes traffic from other BSU's on 
the same MSU, and traffic from other external MSU's. So, 
R = na + [(m -l).na .(k -l)/k.m 1 
+( n.a.(k-l ).1/(k. m ) + (m -1 ).k.n.a.lI(k. m )] 
or 
R = 3 n.a - lUI. (k +m )/(k.m ) 
Projections of Switch Size, Cost and Traffic Capacity 
The switch topology and architecture make the development of a very large 
ATM switch realizable with current technology of electronic signal processing 
equipmcnts which can handle high speed bit rare not exceeding 10 Obis. Besides, the 
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switch design bas a clear advantage being modular in structure and can be configured 
easily to any size. The A TM switch size is detennined by the numbers of lines 
tenninatcd on the BSU, the numbers of BSU's and MSU's. The swilCh may be 
implemented as a single BStJ only to serve a small size business community. or 
designed to construct systems for a large packet switching exchange, capable of 
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providing service to hundreds of lines. An example of typical values for the proposed 
ATM switch design parameters is: BStJ with 8x8 110 lines at 51.84 Mb/s (SONET 
standardized S TS-l digital data rate). 1.2 Gb/s fiber optics bus, 8 BSU's and 8 MSU·s. 
With these values, a switch with two hierarchy levels (i.e.only nsU's and a single 
MSU) has a 64x64 size and a throughput about 3.2 Gb/sec. A switch with 8 MSU's 
connecled, while having a BStJ bus rate not exceeding 1.2 ObIs, can reach a size of 
512x512 and througbput about 27 Gb/sec. 
Using lower data rate for 110 lines (e.g 6.312 Mb/sec of T -2 carrier) and 512 
Mb/s bus data rate, each BSU can inlerface 32 input transmission lines, and a switcb 
with a single MSU of 16 BSU's can easily reach the si7.e of 512x512. 
To design a switch that meets the A 1M s~'Uldard's requirements, the challenge is 
however to realize switch!!.o;; scaIable to serve several thousands of lines at the access rate 
of SONET OC-3 (155.52 Mb/s) or OC-12 (622.08 Mb/s) and above. Therefore, the 
switch has to be capable of handling a total bandwidth of at least 2 This. For possible 
implementation of such switch with N::;;}6384 OC-3 lines. there will be 32 MSU's, 
each interconnects 64 BSU's with 8x8 lID OC-3 lines respectively. The BSU bus rate is 
in the order of 4 Gb/s. This rate is easily met by the capability of present-day signal 
processing electronic devices. 
TIle hardware cost of our proposed growable switch is exprcssed mainly by the 
cost of basic switching elements ( i.e BSU's ). cost of BSU's interface modules and the 
cost of modules inlerconnection links. Table 2 shows the projection of the switch size. 
and cost of various switch components for two implementation examples. As shown in 
the table, the tOLaI number of switching clements is k.m, while the interface modules 
cost eN in a switch of size NxN lines, is given by: 
eN = m.k.[n +(m-J )+(k-l )] 
And. the total number of interconnection links (LN) in a switch of size NxN lines, 
is given by: 
LN = k.m.[(k- J )+ (m - J )] 
To illustrate the cost saving of our switch, the nwnoor of 8x8 switching elements in 
our proposed switch architecture and two other switch fabrics, that resembles the well 
known Clos networks (obtained from [2]), are compared as shown in Fig. 4. The 
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switching element in our architecture is a BStJ with eight I/O lines. The first Clos 
switch has seven stages and sixteen elements in the first stage. while the second has five 
stages with eight elements in the first stage. It is easily to see, the number of elements 
in conventional Oos-hased switches exceeds tlle clements cost of our proposed switch. 
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Table 2. Swih:h design examples 
Switch parameter Parameter variable Example 1 Example 2 
Input line rate (Mbps) a 155.52 51.84 
No. of LIM's per BSU n 16 l! 
No. of BSU's per MSU k 32 64 
No. of MSU's per SSU m 32 32 
No. of 81M's per BSU A-I 31.00 63 
No. of MIM's per IlSU m-J 31.00 31 
Total no. of interface n+(m-l)+(k-l) 78.00 102 
modules per BSlJ 
BSU bus rate (Mbps) 3.a.n- n.a(m+k)fm.k 7,309.44 1,224.72 
TOlal no. of interface k.[n+ (m-1) + (k-I}l 2,496.00 6,528 
Total no. of interface m.kln+(m-l)+(k- 79,872.00 208,896 
modules per SSU 1)] 
No. orUM's per SSU m.An 16,384.00 16,384 
(switch size) 
No. of BIM's per SSU m.k.(k-l) 31,744.00 129,024 
No. of MIM's per SSlJ m.k.(m-l) 31,744.00 63,488 
No. of links between k (k-I) 992.00 4,m2 
BSU's of a single MSU 
No. of links hetween km(m-J) 31,744.00 63,4118 
MSU's p~r SSU 
Total number ofswilch km(k- J) +km(m- i) = 63,488.00 192,512 
links km[(k-l) +(m-l)} 
Besides, the proposed switch has at most three stages which results in smaller cell delay, 
and does not require complex routing procedures. 
Routing Considerations 
The overall routing addressing format is attached as a routing header to the 
beginning of each 53 bytes cell by HTD of the module during the vel translation 
process. To roule ce.lls lO one of LIM's of the switch. a simple self-routing scheme 
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which lies between source routing [13]. and routing by a unique identifier (UI). is 
implemented. Similar to UI routing, each output line is identified by a unique code, but 
on the other hand, like linear source-routing (LSR), all routing information in the cell 
header is generated by the source LIM. Thus, the switch routing scheme differs from UI 
muting technique in that no routing table lookup by other transit modules is needed 
beyond the source module. This results minimum delay at transit modules, eliminates 
the need to maintain routing tables by each transit module, and allows generalization 
for multi-cast routing. 
There are three types of routing formats: unicast, broadcast and multi-cast cells 
header fonnals. For a LIM to LIM connection, a unicast cell is generated with three 
destination address fields, each is represented by 8-bit word. To route cells to one of the 
LIM's modules of the BSU, the first field bits is used. for routing to an external BSU 
of the same MSU (Le. second level routing), the second field address bits are used. 
These bits identify the particular BIM used for cell transport between the DSU's. The 
third field consists of additional address word. needed for the third level routing, to select 
the destination MIM and consequently the destination MSU. The two most significant 
bits of each address field are used for (onnal types identification. (01) for unicast cells, 
(10) for broadcast cell, (11) for multicast cells and (00) to indicate the end of address 
fields in a Illultica~t cell. The remaining six bils of each field, denote up to 64 different 
labels for switch modules (LIM's, DIM's and MIM's). 
The rouling is perfonned by the tlbroadcast and select" approach on the BSU high 
speed bus. When an oulput module (LIM. DIM or MIM) receives the address header of 
the cell, il reads the cell header from the switch bus and processes it according to the 
following: 
If the module is a LIM module, it compares ilS unique code (which identifies the 
LIM oulput line, BSU and MSU) with that of the header fields. If the module 
sees a match of all fields. the cell is then transported to the destined omputline 
port. The module also strips off the header address in front of the cell. 
If the module is a BlM. it compares the MSU and BStJ t1clds to that of iL\ label. 
In case of a match, the header address and the cell body are then transmitted 
witllout modincation over the destined BSU. 
Finally, if the module is a MIM. it compares the MSU field to that of its label. 
In case of a match, lh<: header address and the cell body arc then transmitted 
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without modification over the external destined MSU. 
Accordingly, the routing algoritJun enables every cell to find its way from source 
to destination in a ma.:\imum of three hops. 
For instance a cell originating from LfM (4) of BSU(5) in MSU{ I) (i.e 
BSlJ(I,5» and destined to LIM(6) of BSU(3) in MSU (2) (i.e.BSU(2,3)) can be routed 
through the following path: BSU(1,5) --> BSU(2.5) --> BSU(2,3 ), via MIM (2) 
connected to BSU(l,5), BIM(3) connected to BSU(2.5) and to output pon via LIM(6) of 
B5U(2.3). 
'llIe broadcast cell fonnal is similar to unicast ones (i.e header consisting of three 
fields) except for the two fonnat bits which is set to 10 for the address fie Id of the 
broadcasting modules. For instance, if the LIM field. has format bits set to 10, then all 
LIM's of thal BSU are considered cell destinalions. If these fonnat bits were set in the 
DSlJ address field, then ail BIM's connected to source BSU are destined modules. 
In contrast to unkast and broadcast cells, which ulihzes on~ frame slot for 
transport of a single A TM cell and its header, the format of a multicast cell uses several 
slots to transmit the mullicast cell. One slot carries the infonnation cell and is preceded 
by the other slot(s) <.:Ontaining the routing header. The header consists of a multi-cast 
chain of. address labels of the multicast lines. The chain consists of several destinalion 
lahels( of three fields each) whose code follows one another. Each field 'bits are set to 
(11) while the last field of the header has the fonnat bits set to (00) indicating end of. 
rouling header. Using three words per label address. each headt!r slot may contain up to 
sixteen multicast destination output labels. 
To apply source -routing technique for multicast cells, the source module 
l-~mputes the multicast chain from !.he switCh topology database. and code the multicast 
address chain to form the cell headeT t 13]. 
For all types of cells. in addition to routing fields that identifies the destination, 
the cell header contains a fourth field of two hils used to represent ule ce II's routing 
priority. The priority infonnation is used to meet the cell loss rate requirement and 
switching delay requirement of different service classes. 
Multicasting, Services Integration and Congestion 
Control Capabilities 
A multi-cast function is needed for various distribution or conference services. 
According to the reservation protocol. the frame transmitted cells can be read by all BSU 
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modules, and there is no limit on the number of LIM's that can receive a given cell. 
Thus. the switch easily supports a flexible multipoint connection capability. In our 
switch. this multicasting feature is supported without the need for cell replication 
(creation of a celllO each LIM) and consequenlly without increasing the switch load. An 
input LIM just sends ils cells 10 the fiber bus. Each output module. upon recognizing a 
broadcast or a multicast header. can get a copy of all multicast cells on the bus and so 
explicit duplication of copies is not needed. Accordingly, the switch is very suitable for 
A 1M broadcast and voice/video conferencing applications. 
The flexibility to allocate access channels rate dynamically on a per· call basis 
and to meet QOS for various types of services are desired features of A TM switches. 
Variable bit rate services in 8ISDN require terminals and application sources to transmit 
at arbitrary rate. These features can be easily realized in our switch by allowing switch 
input lines speed to be selectable. and by cell input buffering at the LIM followed by 
proper selection of X parameter for the call cells. Through setting the parameter X 
individually by each LIM module, a dynamic switch bandwidth allocation can be 
obtained and the switch architecture meets the need for heterogeneous and dynamically 
changing mix of traffic. Thus. the switch can support various types of input BISDN 
services, ranging from video phone to high definition television. 
Congestion control is an imponalll issue that need to be investigated to design 
a practical ATM packet switching system. Congestion usually results due to 
nuclUalions of bursty source that exceed the switch capacity and causes buffer overflow 
and cell loss. Another blockage class in A TM switching is head of line blocking(HOL). 
where ceJIs in buffers following a delayed cell are subject to starvation. HOL blocking 
occurs in pure input queuing space switches when the switch internal speed is the same 
as the input and output lines.(5) The design of our switch architecture and the system 
reservatjon protocol guarantees that at nonualload, and by proper selection of the switch 
parameters, no cell congestion, or head of line blockage may occur. Congestion is 
avoided at the switch input buffers by having a non-blocking high speed bus architecture 
within each switch BSU unit. The switch architecture runs much faster than the input 
and output lines. Thus, it can transfer all input cells at a particular input time 'slot 
before the arrival of the next input slol. Within the switch, the switch reservation 
access scheme ensures mat each BIM or MIM module transmits a reservalion request for 
a variable number of slol, in every frnme. Therefore, an overloaded BlM or MIM module 
can use the available un-used bus bandwidth share of the under·loaded modules. 
Furlhennore. the switch routing addressing fonnats make it always possible. in case of 
internal switch congestion , to establish simultaneous. independent internal paths 
between any arhitrary pairs of input and output lines. 
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However, as network bus "frarne length varies from one frame to anomer, it is 
possible that, for a relatively low speed BSU bus, when many modules are overloaded, 
the bus frame approaches ilS maximum allowable length. The maximum frame length is 
a design parameter. chosen to satisfy the maximum tolerable delay for real time traffic 
or data communication. In such situation, no input modules will then do any more 
reservation beyond the maximum frame length and the module cells will be delayed for 
several frames, and eventually a series buffer overflow may happen. Congestion due to 
bus frame at its maximum length is easily controlled and may be completely prevented 
by appropriate design and selection of switch network bus parameters such as bus data 
rate and/or the number of BSU va lines. The amount of buffering required in each 
input/output port depends on the model of cell arrival and cell loss requirement. 
Modeling the queuing process of the input LIM's buffer as MIDI I , it can be shown that 
with a buffer size of 5 cells. the probability of losing a cell within a bus interface is 
less than 10-6 for an 84% load. [lOJ 
HOL blockage is prevented simply because an output module can receive cells 
routed to it by several input modules as a result of the high speed of the switch fabric, 
and because of the broadcasting nature of the switch units. In contrast to space 
switches, where cell switching is done over parallel paths at the same time, our switch 
is basically a time switch, where cells are transmitted sequentially over the switcb 
buses. Due (0 the reservation scheme and the unidirectional nature of the switch fiber 
optics bus, cells tmnsmission by different inputs modules - and addressed to the same 
output - will not contend for the output. Rather, these cells will be broadcasted in the 
cascaded communication slots of the bus frame and reach the destination in timely order. 
Thus. no cell will be blocked due to contention for the network bus or external conflict 
at the output module. 
Maintainability and Fault Tolerance 
A TM switching necessitates a fault tolerant design. The System must be 
structured such that iL provides a reliable and continuous service without interruption. 
even with some defective elements. An isolated failure in one of the LIM's will affect 
one port only. The impact of a BIM and a MIM failure is limited to virtual connections 
broadcasted on the source BSU and switched across the BIMIMIM destined BSU and 
MSU respectively. With a fiber network bus failure. service will be interrupted for all 
110 lines and modules connected to the bus. However, the possibility of a passive 
component such a'i the fiber bus failing. is remote. In our switch, since all interface 
modules are identical, reliability requirement can be met by providing additional spare 
interface modules connected to each BSU network. These modules can Lake over if any 
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LIM. BIM or MIM failed. To further increase system reliability, redundancy is provided. 
A duplicate of each BIM and MIM modules can be built to serve as a standby in the 
event of failure of these modules. The duplication principle may also be combined with 
routing broadcasting function to provide an allemate switching path in case of failure of 
RIM or a MIM. To achieve fault tolerance against BCM failure, every LIM module can 
be a potential BCM whenever it detects no timing pulses from an upstream module for a 
time out period or by introducing a redundancy for the DeM. 
Switch Performance Model and Analysis 
To model our architecture of a (nkmxnkm) switch. a multidimensional complex 
model is needed that does not lend itself easily to exact analysis. However. an 
approximate model can be developed based on the well known queuing techniques for 
ATM switching systems where the switch system is modeled as queues in tandem 
[l4-16J. 
Modeling and evaluation of the proposed switch performance using such 
techniques and comparison with perfonnance measures obtained by simulation is a 
subject of further study. Nevertheless, we will present here a selected performance 
measures of the switch, obtained by the simple model of GIIDII queuing system. The 
assumption for this model is that no cell queuing occurs at the switch input due to the 
high speed of BSU fiber bus, compared to the input switch line speed. The service time 
of this model corresponds to the constant output service times of the output LIM buffer. 
Nott! that the cells arrival process to switch output buffer cannot be assumed Poisson, 
since the cell switching time has an arbitrary distribution. For a unifonn traffic 
destinations among switch lines, the rate at which cells reach the output buffer is 
virtually equal to the rate of incoming cells A on the switch input line (i.e input offered 
load). Using approximate results derived by Kobayashi in references [17,18} for, GIIGIII 
queue, we have for our GIIDI1: 
WO=Waiting time at output LIM buffer 
= ol[j.t.( 1- 0)] 
where 0::; exp { -2( I-p )/(p (co2 + cs2/ p))} 
J.l = detenninistic output line service rate (slot/unil time) 
p = output traffic intensity = A. III 
~2 = squared coefficient of variation for output buffer service 
time. == 0 fOf detenninistic service time. 
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., 
co ... = squared coefficient of variation for cell arrival process to 
the output LIM buffer. 
== squared coefficient of variation of switch cells inter-departure time 
This parameter is a function of the switch size, cell arrival distribution to switch 
input line and cells output destinations distribution. For a large size switch, with 
uniform destination distribution. almost all arriving cells will need three hops to 
traverse the switch units to the output buffer. Thus, it suffices to assume a detenninistic 
cell switching time. In this case, co2 may be approximated by using [19, eq.(38)]. 
2 (1 .2) 2 co = -pI ca 
., 
where ca"- squared coefficient of variation for cell inter-arrival time 
at switch input LIM's. For Poisson arrival ca2=1 
and pi = input line traffic intensity = A. .1' 
"C is the average time an arriving cell takes to traverse all switch units. 
Alternatively. if we assume the switch service time has an Erlang distribution of m 
s.tages. then using [ 20, eq. (2) & (11) ] we have: 
co2 = ( t 21m +11)... 2)/( 1'+ 11 )...? 
Using the above we easily derive: -
So = total system time delay = Wo + 1/~ 
No = Average queue size of output LIM buffer (ceJl) = ').. . So 
Maximum Switch throughput (Gmax) may also be derived as follow [14J: 
Gmax . J1 ::::: 1 or 
The above equations are used to plot the switch system delay, and mean output 
queue sizes as a function of switch input load and mean switching time (assuming both 
deterministic and Erlang distributions) as shown in Figs. 5 and 6. As shown in Fig. 5, 
for light and moderate switch loads, there is a good agreement between our ap.proximate 
model results and simulation. as the difference in switch system delay is less than one 
time slot. 
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Conclusion 
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In this paper we proposed an architecture design for a large scale A 1M switch. 
that exploits a high speed optical network as a shared medium for fa'it switching of 
ATM cells. The network implements a reservation based access protocol. The switch 
110 lines are partitioned hy a novel topology into multiple groups over a three level 
structure. Severn] major functions of the ATM switch were investigated. These include 
: cells routing. congestion control, network MAC protocol. and switch multicasting 
capabilities. Specific values for the switch cost in terms of number of switch units. 
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Fig. 6. Average output LIM buffer queue size as a fuocit(lo ofswitch load. 
modules and interconnection links needed to build a large A TM switch are presented. 
These numbers are based on realistic projections of the technologies involved. The 
switch architecture and topology allow lbe switch to expand to a very large size wilbout 
exceeding the limits of electronic signaling processing speed on the switch buses. An 
approximate performance model and simulation were used to derive various switch 
perfonnance measures including buffer queue size, mean delay and cells loss probability. 
We conclude that by using a novel system topology and a high speed networks 
with reservation based protocol network, a new A TM switch can be built that has the 
advantages of: 
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A modular and non-blocking structure. 
Possible achievement of high throughput and capacity required for largescale 
A1M network switching (e.g 2.5 ThIs and 16384 va lines). 
System configuration that supports various communication services and meets 
the need for heterogeneous and dynamically changing mix of traffic. 
Fulure work is the presentation of VLSI technology for switch implementation, 
analytic modeling and extensive evaluation study of the proposed switch perfonnance 
with various switch design options, input traffic process characteristic and traffic 
destination distributions. 
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